Altera_ForumHonored Contributor14 years agoDDR3 Uniphy calibration failed On a custom Stratix IV board, I have two independent DDR3 banks, A and B. Bank A works fine, Bank B fails calibration at stage 0: Initial failing DQ group 0 Initial failing stage: R...Show More
Altera_ForumHonored Contributor12 years agoHow wide is your interface? x64? Is it the top edge controller that fails?
Recent DiscussionsSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to GenerateConfigurable transceiver enableSolvedWhere is High Speed Transceiver Demo Design in FPGA Wiki ?