Forum Discussion
Altera_Forum
Honored Contributor
14 years agoI set master OCT, and for oct_rup and oct_rdn ports are connected from ddr3 to the top of my project, I think they are connected well.
but I still have the same error :( thank you for your replay