SYou1New Contributor6 years agoDDR3 IP internal Timing problem 客户使用DDR3 IP的做了一个最小系统，使用了全部6个port，每个port时钟都不一样，现在每个时钟（都小于125Mhz）到IP内部的时钟都出现了时序问题。请问下IP内部是如何同步时钟的？是否能忽略 谢谢
Recent Discussionsquartus ram gen full HDLAgilex 5 Reset Sequencer - Design Assitant reports IPC-40038 violationTriple-Speed Ethernet IP for Agilex 5 fails during Quartus SynthesisTranceiver Enhanced PCS Basic mode questionsProblem with alt_2p5g_phy and polarity inversion.
