SYou1New Contributor6 years agoDDR3 IP internal Timing problem 客户使用DDR3 IP的做了一个最小系统，使用了全部6个port，每个port时钟都不一样，现在每个时钟（都小于125Mhz）到IP内部的时钟都出现了时序问题。请问下IP内部是如何同步时钟的？是否能忽略 谢谢
Recent DiscussionsIEEE1588 Time of day IP - old Intel links are brokenTerasic P16E-FMCP PCIE Express 3.0 compatibility issues with AMD processorsIntroducing the Altera Community AI Responder — BetaRequest about FPGA 10CL025YU256A7GSolvedAgilex5 o_tx_ready and o_rx_ready not asserting
