Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

DDR3: Can 1 controller control two memory chips

All, We currently use altmemphy with our own custom controller. We have succesfully used it many times but we want to now increase our memory interface width to increase bandwidth. We c...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Address command lines run at half the speed (2T) of the DQ lines. So speed issues shouldn't be important here.

Option 1 requires leveling which is not support in Arria II.

Use balance tree topology on the PCB (split the addr/cmd signals on the PCB), you need to perform trace simulations first. (which at this speed you should do for any layout)