Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

ddr2 write/read problem

the control signals are came out correctly(read/write req, read/write data valid). but the read out data are not correct(compared with the witten data). I use the example_top (ddr2 hp v7.2) as the to...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

I just don't understand why the internal error come up in assembler process.

I guess maybe the ALT_DQDQS have some configuration to solve the problem.

But I don't know how to do this configuration.

I already read the ALT_DQDQS specification in detail,but it's also can't solve my problem.