Altera_ForumHonored Contributor14 years agoDDR2 User Controlled Refresh Hi, My name is Hardik Shah. I am using Cyc3 Dev board for my work. I have the following questions. I am using high performance controller. i) The document "External Memory Interface H...Show More
Altera_ForumHonored Contributor14 years agoMobile DRAM has partial array refreshes, perhaps that is more suitable for your application.
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design Example