Hi all, I hope I don't get shouted at for posting a verification thread on this forum - sorry if there's a more appropriate forum but I thought some of you here may have been through this already. Do any of you have any experience of using Tek logic analysers and Nexus interposers? As they say probing at the SODIMM fingers with an interposer is not the ideal position to probe. I had Mentor's HyperLynx hired for a while to check out our design (pre-layout) - a quick peek at the signals at the SODIMM fingers showed some ugly signals at this point while everything is good ar the DRAM balls where it's supposed to be. Any feedback greatly appreciated as I need to make some decisions very soon about what proing solution to go with. Stephen.

I'm not understanding. Is you're board fabricated and not working or are you designing a board now? Jake

I'm designing now - but for validation of protocol, timings etc on real hardware I want to use our logic analyser - to do this I need to make a physical connection between the logic analyser probes and the DDR2 SODIMM. See NexusTechnology products at www.busboards.com/ (http://www.busboards.com/) I wondered if anyone on this forus has any experience of using either an Interposer or a Nex-Vue product? Stephen

Okay well I'm not going to claim to be an authority on this. At one time I worked for a very large DRAM manufacturer. I designed Flash, DDR, and DDR2 memory test equipment. First you need to ask yourself what it is you are trying to analyze. 1 - Are you designing your own memory controller and need to analyze gross timing of your control / data signals? A logic analyzer is appropriate and useful in this case and I wouldn't hesitate suggesting that you buy the interposer. 2 - Are you just anticipating problems in your PCB layout and want to be able to analyze them when the memory doesn't work? A logic analyzer is not as useful here. It may help tell you if you've got an open or short somewhere. It might reveal if you've made some dramatic mistake (like making one DQ trace in a group far too long or short compared to the others). But if you are trying to view the signal integrity of the signals, this is not going to help. . If you measure the signals anywhere except at the destination pins (FPGA or memory pins depending on who's driving), the signal is not going to look good. I'm sure you understand why this is the case. If you need to do some signal integrity checking, it's best to probe the module at the via that connects to the ball in question. We would often take a DIMM or SODIMM and rip some of the parts off it so we could probe at the best places. Or we would solder little test pins to the module so we could connect an oscope or logic analyzer to them. Again, just my opinion. Maybe somebody else will have something better. Jake

Thanks Jake. Just to put things in context - this is our very first DDR2 design, we want to ensure that the IP controller is working OK, that we'ce configured it properly, that the DDR2 is initialised Ok and mode registers loaded with correct data, we're not violating the protocol regarding timings between issuing commands, refreshes etc. I know for SI work I'll need to get the scope and active probes out but for the type of stuff described the analyser is a good tool. I don't want to blow our budget on an interposer which probes at the SODIMM fingers where SI is not great (Nexus don't guarentee that the analyser will be able to capture properly here) whereas the Nex-Vu product probes at the DRAMM balls wher e our simulations show acceptable SI. Our design will be populated with two different densities of SODIMM so ideally I want to verify both modules - one interposer would do the job but it would take two Nex-Vue boards (at many $) Stephen

Are you using the Altera DDR2 controller? Jake

DDR2 SODIMM Verification + probing solutions

17 Replies

Altera_Forum
Honored Contributor
17 years ago
Yes do not run the DDR2 traces over a plane split. You may have to increase your layer count to make this happen.

Jake
Altera_Forum
Honored Contributor
17 years ago
One more thing from your last post Jake - if you don't have access to a fairly fast scope, Logic analyser etc how do you verify/gain confidence that everything's as it should be and you have some margin?

Will your design ship in quantity?

Stephen.
Altera_Forum
Honored Contributor
17 years ago
Jake - would you be willing to pm me with your stack-up?? My design is a two SODIMM design also.

Just thought to ask. thanks again for your replies - very helpful.
Stephen
Altera_Forum
Honored Contributor
17 years ago
We do have a few scopes that have adequate speed, but no probes to go with them. I know you're thinking that doesn't make any sense. We design video broadcast equipment so we can do 95% of what we need to without a scope probe.

Our primary concern on the board are multi-gigabit serial links so the memory becomes somewhat of an afterthought.

Our quantities may be fairly low compared to yours. However, we run all of our assembled boards through a complete memory test at the assembly house so we have a high level of confidence they will work properly.

I may be able to send you the stackup. What is your board's layer count? What dielectric are you planning on using?

Jake
Altera_Forum
Honored Contributor
17 years ago
We're in the process of completeing it right now - its 14 layer in FR4

Stephen
Altera_Forum
Honored Contributor
17 years ago
I've sent you a PM.

Jake
Altera_Forum
Honored Contributor
17 years ago
I think I've replied - my sent number is still 0 - did it arrive Jake - pm me back if my response is insufficientlet.

Stephen

Forum Discussion

DDR2 SODIMM Verification + probing solutions

17 Replies

Recent Discussions

Access to RLC data for Agilex5 IBIS Models

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 I Series Development Kit: External hardware access error when programming

Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5

F-tile 10GBASE-R firecode FEC IP (Agilex 7)