Altera_ForumHonored Contributor17 years agoDDR2 SODIMM Verification + probing solutions Hi all, I hope I don't get shouted at for posting a verification thread on this forum - sorry if there's a more appropriate forum but I thought some of you here may have been through this already....Show More
Altera_ForumHonored Contributor17 years agoWe're in the process of completeing it right now - its 14 layer in FR4 Stephen
Recent DiscussionsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programmingInquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5F-tile 10GBASE-R firecode FEC IP (Agilex 7)