Forum Discussion
No RepliesBe the first to reply
I have a compiled design that I would like to test that implements Ethernet on F-Tile. When I try to program the FPGA with my bitstream, it stops and prompts me with the following errors:
Would anyone know how to fix this or have insight on why this is happening?