Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorDDR2 SDRAM: local_init_done not going high
I have built a DDR2 SDRAM v7.2 controlller, v7.2, using the Megawizard and a native interface. I have reviewed my schematic and pinout and it looks to be correct. The local_init_done is not going h...
Altera_ForumHonored Contributor
Honored ContributorI remember that I had a similar issue with a SODIMM DDR2 design, I even used ModelSim to understand the initialisation steps and observable signals. But it turned out as very basic wiring fault that would have been detected by checking the design more thoroughly. Usual timing problems are rather causing data errors than calibration failure.
As you probably know, DDIO pins are accessible with SignalTap, so you can't easily debug DDR RAM operation.
