Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

DDR2 on two sides - one controller

Hello, We are using an Arria II with DDR2 chips on two sides of the FPGA. Is there a way to aggregate the two and control them with one instance of the DDR2 HP controller? We are using HP and...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

The idea is to connect the output signals (command, address) of the HP controller to the two physical pins each. E.g. the output ddr2_a[0] of the controller has to go to both the RamA_A[0] and RamB_A[0] pins. So you need to create an intermediate signal (or wire) to connect this. You will have to delve into the .sdc file and modify / copy the appropriate constraints to cover both sets. I would then expect the Quartus II fitter to apply fast register IO settings etc. to both pin sets.