Altera_ForumHonored Contributor15 years agoDDR2 HP simulation fail in StratixIV hi all, I want to simulate DDR2 HP ip core. I use the altera example as top file. According to altera docment, I do the following: 1. I download simulation model from Micron and add `define...Show More
Recent DiscussionsCORDIC ATan2 Failed to GenerateF-Tile Ethernet Hard IP Design Example - TestbenchF-tile-ethernet-hard-ip TX/RX MAC Segmented Client InterfaceF-tile 10GBASE-R firecode FEC IP (Agilex 7)Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5