Altera_ForumHonored Contributor16 years agoDDR2 High Performance Controller settings I am having a problem with Altera's DDR2 High Performance Controller v7.2 to control a single DIMM. I am using the controller in half-rate Native interface mode. The DIMM has 2 chip selects, 1...Show More
Altera_ForumHonored Contributor16 years agoyou're right wcalkins, it is in bytes. i'm getting a bit rusty.
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FAMAX10 TSE reference designCyclone-V SCFIFO with M10K/MLAB memory - adding ECCConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI models