Altera_ForumHonored Contributor17 years agoDDR or DDR2 SDRAM controller I builded a DDR or DDR2 SDRAM controller using QuartusII MegaWizard Plug-In, ip toolbench. It should have self-testing function. But I can not run it in QuartusII's simulation. No DDR address, data...Show More
Altera_ForumHonored Contributor17 years agoDear FvM, Thank you very much. I will simulate DDR controller with ModelSim. Thanks Nick
Recent DiscussionsMCDMA IP D2H Queue Reset Failure during Channel Re-allocationInterface LVDS to Gigabit transceiversAgilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM portsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted