Altera_ForumHonored Contributor15 years agoData width in the Avalon-MM Write FIFO in DSP Builder Hi, In my design in DSP Builder I am using the block Avalon-MM Write FIFO because I want to include it in a SOCP system. In the data width of the block I write 1 and in the FIFO Depth 16. The...Show More
Altera_ForumHonored Contributor15 years agothe width of your data path is 1 bit? Avalon-MM is byte adressable, not bit addressable...
Recent DiscussionsStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video widthPCIe Gen6 Layout GuidelinesAgilex 5 SDI 148.5 and 148.35 MHz refclksAVST FIFO and AVST Demultiplexer IP Simulation BehaviorSolved