Forum Discussion
Altera_Forum
Honored Contributor
15 years agoWhat i need is a fast manipulations between the Sdram and the clocked video output . I need to bypass the nios in controlling the write and the read .
Sorry but i am new in FPGA design , and i am working on an university project.