Forum Discussion
Cyclone V errata TLP Corruption in x2 Mode
- 2 years ago
Hi @NGord,
Yes, redesigning it to Gen 1x4 with only 2 lanes connected will provide the same throughput.
Thanks.
Best Regards,
VenTing_Intel
Hi @NGord,
I’m glad that your question has been addressed. I now transition this thread to community support. If you have a new question, please login to https://supporttickets.intel.com/, view details of the desire request, and post a feed or response within the next 15 days to allow me to continue to support you. After 15 days, this thread will transition to community support. The community users will be able to help you with your follow-up questions.
Thanks.
Best Regards,
VenTing_Intel
p/s: If any answers from the community or Intel support are helpful, please feel free to mark them as solutions, give them kudos, and rate 4/5 for the survey.