Altera_ForumHonored Contributor14 years agoCOnvolutional Encoder in DSP builder BlocsPlease I need to modelise Convolutional Encoder with DSp Blocks because the IP is not available from Altera Can you help me Please?
Recent DiscussionsAgilex 7 slew rate reconfigurationWhere is High Speed Transceiver Demo Design in FPGA Wiki ?Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard ResetStratix 10 Transceiver PHY bonding and multiple TX PLL clock inputs (for DisplayPort TX)Agilex-7 AXI MCDMA for PCIe hang