Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Converting FPGA design to VLSI design

I have a design which has been verified on Alter FPGA. Now I'm going to convert this design to VLSI design. I will use Cadence RTL Compiler for synthesis and SOC Encounter for route and placement. Ho...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Multipliers should be available with cadence, for FFT you need to look for an alternative IP or design it yourself. Altera FFT is protected IP and can't be used with other tools for synthesis.