Forum Discussion
Altera_Forum
Honored Contributor
15 years agoFYI, i believe that all DMA Tx engines in the example should assert tx_busy 1 clock earlier to claim the bus access.
FYI, i believe that all DMA Tx engines in the example should assert tx_busy 1 clock earlier to claim the bus access.