Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorClock Video Output is not working in Cyclone III FPGA
My Design consists of a clocked video output set to a resolution of 1024x768 @60Hz 65 MHz pixel clock. The data input is from the test pattern generator ip from the VIP block. When i build the qsy...
Altera_ForumHonored Contributor
Honored ContributorLearn how to simulate your design.
