Altera_ForumHonored Contributor10 years agoClock Data Recovery Stratix V (time needed) Good evening, I want to know how much time is needed to lock the Clock Data Recovery (CDR) circuit. I am working on a project in which: 1) the data rate is 10Gbps 2) works with TDMA oper...Show More
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design