Clock Assignment on (X,Y) region for DDR3 SDRAM Controller with UniPHY IP in Arria V

can anyone please help explain how does the tool go about the (x,y) coordinate of region to decide which fractional pll the clock will use to output clock to logic? I am targeting Arria V G...