Clearing asyncram contents

Question

Just wanted to verify the following:

Does the Aclr pin only clear the input and output registers on the component, and leave the contents of the memory in tact? Was just wondering about this before I go ahead and write a loop of reset code to write a 0 value to every address. The Aclr would be an easy way of clearing the memory, but I don't think that is it's intent. Can someone please verify this for me?

altera_forum · Answer

the ram contents are not cleared  only output registers/latches (not input registers) are cleared in most recent families  see page 31:  http://www.altera.com/literature/ug/ug_ram_rom.pdf

altera_forum · Answer

As far as I know, the aclr clears the registers (inputs/outputs/address)

altera_forum · Answer

Yeah, that's what I thought.  So the only way to clear the RAM during runtime is to actually run a loop through all the addresses and write 0's to all of them.  Ok. Thanks for the verification.

Forum Discussion

Clearing asyncram contents

3 Replies

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO