Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

calculatin of resource utilization by an IP core

Hello, I wanted to know how to calculate the resource utilization by an IP core for a target FPGA. For Eg, i have a requirement where in i need to use NIOS II/f core, TSEMAC(4 port) core, 4 PIOs, ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

There is no differences depending on package. The same resources will be required for the wired chips. Note: QFP packed chips as usual have slowest time gradation. Check that you use corresponding time: -5 or -6.