Burst write transaction on PCIe TX Interface on SOPC application

Hi All, I've realized a Project with SOPC Builder including a PCIe IP, a DDR2 II controller and a custom SOPC components (with Master Avalon Interface inside) that manage a burst write from DDR2 I...