Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Bug in tri_state_bridge implementation?

Hello everybody, It seems to me than I stumble on a bug in tri_state_bridge in Quartus v9.0: A simple master is connected to 16-bit SRAM through the tri_state_bridge. Only write bursts are...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Bursts are part of the generic Avalon memory-mapped spec but are not officially part of the Avalon MM tri-state slave specification.

I can't see a reason why it wouldn't work but remember that it's technically not in the spec.