EGrubOccasional Contributor6 years agoBUG - Fir filter coefficient read mode Hi all! For writing/reading coefficients I made a wrapper to compute the proper reset before accessing the Avalon slave. Writing seems to work fine but reading has issues Considering the FIR II IP...Show More
EGrubOccasional Contributor6 years agoAnd here is the read from a Quartus 15.1 FIR:Valid is always 0!Best Regards,Erich
Recent DiscussionsCyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hangCan't generate F-Tile Ethernet Hard IP Design ExampleAvalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard ResetSolvedAgilex 7 slew rate reconfiguration