Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

AvalonST FIFO

Hi guys: Why do we need symbols per beat and bits per symbol to define a data width? Is the beat a clock cycle? And why there is no full and empty signal in single clock FIFO(Qsys)?How can I gen...