Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Avalon Streaming Interface with FIR

I have the following outputs from an FIR I’ve got a question relating to the FIR compiler 9.1. The picture shows Source_Valid Source_SOP Source_EOP Source_Channel Source_Ready is ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

do u know where can i get sources which help me in understand the avalon streaming source for design digital filter to implement into FPGA cyclone2?

tq ya