Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

avalon streaming data flow

Hi I have cyclone II device, dsp builder and quartus II v6.0. I am working on video and image processing project. I have read the video and image processing suite v10.0, but still there is ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

the number of control packets is not defined

most cores append their control packet behind after control packets they receive. the downstream cores are then supposed to respond only to the last control packet received. there are some exceptions, for example the Frame Buffer "processes and discards" incoming control packets