Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

AVALON-MM Master Template on DE2

I'm attempting to use the Avalon-MM Master Templates located at: (altera.com/support/examples/nios2/exm-avalon-mm.html) in order to control some external SDRAM on the Terasic DE2 Development board an...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

I have same issue at here, my setup is: avalon read master talk with a onchip memory2_0. The simulation shows below:

parameter DATAWIDTH = 16, parameter BYTEENABLEWIDTH = 2, parameter FIFODEPTH = 32. It looks the signal fifo_used in a unknown state somehow and cause too_many_pending_reads as well (assign too_many_pending_reads = ((fifo_used + reads_pending) >= (FIFODEPTH - 4))).

Thanks,