Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

AVALON-MM Master Template on DE10 Lite

Hello, I am new to FPGA Development and in need of some help here. I own a DE10 Lite and wish to build a system to read the contents of SDRAM. At first, all I want to do is read the content...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Are you incrementing the address only by 1 on each access? Contrary to the Avalon MM slave interface, the Avalon MM master interface always uses addresses in the 8-bit space. So for example if you are doing 16-bit data accesses, you need to increase the address by 2 for each access.

On an Avalon bus with a 16-bit data, reading/writing at addresses 0 and 1 will have the same effect.