Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Asynchronous/ controlling clock port of a flipflop

Hello All, I am wondering if i can explicitly define a clock port to a flip-flop(D-FF or T-FF). The functionality should be like this, I need to sample a date input with respect to a positive-risi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

A flip-flop samples the data input always exactly at the positive (or negative) rising edge of it's clock input. It's no problem to use a control signal other than the system clock as clock for a FF, but then it's output is asynchronous in respect to the system clock and has to be synchronized.