Altera_ForumHonored Contributor16 years agoaltsyncram simulation - X output? Hi, I'm trying to simulate a dual-port block ram using altsyncram, but the output(q_a, q_b) of the block ram is X when initialized. According to manual it should be set to zero. I don't underst...Show More
Altera_ForumHonored Contributor16 years agoProblem solved. I think it's due to my bad of wrapping another layer around generated core.
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design