Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

ALTMEMPHY used on STRATRAX-III have ERROR when synthesis!

In my design, I used a DDR SDRAM PHY (ALTMEMPHY) generated by Quartus-II megawizard tool. When in synthesis, occured errors as bellow. I can't resolve this problem. Please give me your advice, thanks...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Hi ,

I am having a project with EP2AGX125EF35C4 as my FPGA and MT41J64M16LA-15E as my SDRAM device.

In SOPC builder design, I have taken DDR3 SDRAM controller with ALTMEMPHY. In selected memory preset I have choosen MT41J64M16LA-15E.

Now I have changed my FPGA device from EP2AGX125EF35C4 to EP2AGX125EF35I5. DDR3 device is MT41J64M16LA-15EITB.

In short, I have migrated my project from commercial grade to Industrail grade.

I am getting error as Timing requiements not met and DDR Timing requiements not met.

Please tell me, What changes should be done to meet DDR3 Timing requirements if I am migrating my project from use of EP2AGX125EF35C4 as FPGA to EP2AGX125EF35I5 as FPGA.