Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

ALTLVDS_RX few questions.

http://www.alteraforum.com/forum/attachment.php?attachmentid=10549&stc=1 hey guys, I have finally gathered the will to use an fpga. the plan is to use an octal adc to receive serialized dat...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Ah right, in which case you can make the ALTLVDS block as many channels as you have logic elements for. What you will find though is heavy restrictions on the Fmax as deserialization is implemented in logic. Only time(quest) will tell if it will be fast enough for your applicaiton.