Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Altera Frame Buffer Input and Output

Hello All, The Altera Frame Buffer IP takes the frame from its Avalon ST sink and stores it to the DDR2 then read it back and output it via its Source. Can anyone confirm that at the same time ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

This component always buffers entire frames. So, the output is always at least 1 frame older than the input, and there is always at least 1 frame quantum of latency.

If you are simply trying to resolve timing differences between your input and output sides, yes maybe you can get away with onchip FIFO. If you were drawn to the Frame Buffer because you hoped it was a really big FIFO working via offchip memory, sadly it is not.