Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Altera Compact flash IP Core Performance

Hi, I am designing a data acquisition system with Altera FPGAs. My system contains a Compact Flash IP core and Nios II processor. My problem is I can’t read and write Compact Flash more than 1...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

That is about all you are going to get out of it. It is stuck at PIO Mode 0.

Check WikiPedia out for the different modes available:

http://en.wikipedia.org/wiki/programmed_input/output

There have been suggestions to try altering the timing in the PTF/SOPC file however I tried it and did not gain anything as far as performance goes.

Does anyone else have any suggestions? I would like to use at least PIO Mode 4 or higher.