Altera_ForumHonored Contributor16 years agoALT_PLLRECONFIG block busy signal problem I have implemented ALTPLL_RECONFIG megafunction using an454. I have used 6 mifs, 1 mux, 1 reconfiguration block, 1 reconfigurable pll and a simple state machine. The problem is whenever I run t...Show Morepll_reconfig.jpg389 KB
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design Example