Agilex 7 M EMIF Mode Register Access

Question

I'm interested in performing Mode Register Reads (MRR) and Mode Register Writes (MRW) when using the Agilex 7 M EMIF with DDR5 memory connected to the FPGA (not HPS). I looked through the command mailbox interface for the EMIF Sequencer in section 3.2 of UG 772538 version 2024.07.08, but did not see any commands for mode register access. Is there another interface I missed or maybe additional mailbox commands for this purpose?

adzimzm_altera · Answer

Hello ArtfulWombat,I think the Agilex 7 M series EMIF IP doesn't has that feature access.Regards,Adzim

artfulwombat · Answer

Hi Adzim,Do you know if there is a way to gain access to that feature? It is important for our application to be able to read and write the mode registers.

adzimzm_altera · Answer

Hi @ArtfulWombat ,Unfortunately no, I don't have the information regarding this feature.Regards,Adzim

artfulwombat · Answer

Hi Adzim,Do you think you could put me in contact with someone who might have more information on this feature?

adzimzm_altera · Answer

Hi @ArtfulWombat I think you may reach out the distributor FAE in your region to check about this.Regards,Adzim

Forum Discussion

Agilex 7 M EMIF Mode Register Access

6 Replies

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX