afi_half_clock of DDR3 SDRAM Controller with UniPHY

Hi, While configuring DDR3 controller GUI, I forgot to check "enable half rate clock option". Still I was able to connect other component's clock with afi_half_clk in Qsys. Qsys did not generat...