Altera_Forum
Honored Contributor
Honored ContributorAbout CycloneV ddr2 hard uniphy ip core
ddr2 bands=270Mhz x 16 x2，we uses four 32bit ports at 60Mhz, Could the four ports work simultaneously and the data in each port be transferred continuously?
