Altera_ForumHonored Contributor15 years agoa problems about using posedge always @ (posedge clk or negedge alarm_in) begin if(cnt_s == set_s && cnt_m == set_m && cnt_h == set_h) alarm_outr <= 1'b1; else if(alarm_in == 1'b0) begin alarm_outr <= 1'b0; ...Show More
Altera_ForumHonored Contributor15 years agothanks very much ...you give me another ideal to design ...
Recent DiscussionsWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?Agilex 7 I F-Tile Direct PHY: example TB doesn't workAbout the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolved