Forum Discussion

Honored Contributor

16 years ago

9.1 DDR2 High Performance Controller

Has anybody successfully used the DDR2 High Performance Controller in Quartus 9.1? I'm getting compilation errors when the SDC script runs because it can't find certain logic in the datapath. Looking...

Altera_Forum

Honored Contributor

16 years ago

This is a great advance!

--- Quote Start ---

I just got an email from the FAE. Looks like Altera is trying to collect all the memory interface info into one place:

http://www.altera.com/literature/lit-external-memory-interface.jsp

Looks like all updated documents are there.

Jake

--- Quote End ---

Forum Discussion

9.1 DDR2 High Performance Controller

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design

Accessing registers in the PCIE IP beyond MCDMA using system console

Constraints not being picked for DCFIFO

Cyclone IV GX project failed migration from 20.1 to 23.1std