Altera_ForumHonored Contributor16 years ago3G-SDI IO standard and pin locking Hi, I am trying to do pinlocking for 3G-SDI(tripple rate), what are the standards should i set for refrence clock and differential serial data? when i try to pin lock the differential refrence ...Show More
Altera_ForumHonored Contributor16 years agohow do i stop fitter to generate complementry pins for differential signal?
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via HubAgilex 7 I Series Development Kit: External hardware access error when programming