125MHz PCIe application clock on a large cyclone V

We are trying to get a large Avalon bus based design to pass timing using the 125MHz clock from the PCIe block. The design passed at 62.5MHz (just), but we want to use more than PCIe 1.0 x1 - whic...