JET60200
Contributor
5 years agoWHY there're 2 addtional Brdiges between "PCIE Hard Code IP" and " EMIF DDR4 IP" in pcie desig ?
Hi,
I have a technical question regarding of "pcie avmm -> ddr4" logic path in "QSYS Interconnection".
When checking customer's PCIE AVMM Design for A10, I find their "PCIE -> DDR4" data path follows as below picture :
This is a PCIe gen3x8 AVMM example case in A10SOC. my personal understanding is :
- the "PCIE Hard IP core 's -> dma_rd(wr)_master" can connect to " emif_ddr4 's slave". that can satisfy the design.
WHY in customer's design, they insert two adstional Brdiges between PCIE Hard Code IP aand the EMIF DDR4 IP ?
the inserted two bridge are in picture :
"mm_clock_crossing_bridge_ddr4_a",
" pipe_stage_ddr4a_dimm " ?
I just wonder why they exist in here ? ANyone has explanation ?
Thanks