Altera_Forum
Honored Contributor
15 years agowhy my AD data reset my 3c120??
when AD data outputs connect to EP3C120, the 3C120 reset after download the sof, the signal is also can't run, quartus wondiow iprompted JTAG communication error, the message window " can't find the instance.Download a design with SRAM object File containing this instance,"
but if the clock is below 45MHz(AD sample clock is the same as the FPGA's clk) it's all ok, FPGA can run successfully ,and get the AD data. Can AD data reset the FPGA,??? Thanks a lot!