Altera_ForumHonored Contributor16 years agowhy must Vcc ramp-up within 100us to 100ms? for stratix II FPGA, why must Vcc ramp-up within 100us to 100ms? which kind of capacitance should I use?
Altera_ForumHonored Contributor16 years agoDo you have any indications, that your hardware does not meet the requirement?
Recent DiscussionsDO-254 Cyclone10LP / CycloneVCyclone 10 LP's Extended Industrial partsBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeObsolescence issuesAvalon-ST configuration with Agilex 3 fails